

Design of JK flip flop using mixed signals

G. Vinay Kumar, SDM College of engineering and technology, Dharwad
28 Feb, 2022

Abstract- A flip flop is an electronic circuit which consists of two stable states and these can be used to binary data. There are different types of flip flops like SR, JK, D and T flip flops. In this paper we are concentrating on designing a JK flip flop using mixed signals i.e. both analog and digital signals.

1. Reference circuit details

The SR flip flop has lots of advantages but it has the following two switching problems: the first is that when both Set and Reset inputs are set to 0, this condition is always avoided, and the second one is that when the Set or Reset input changes their state while the enable input is 1, the incorrect latching action occurs. The JK flip flop removes these two drawbacks of SR flip flop.

Here, we provide the binary input to the JK flip flop by using an Analog to Digital converter at the beginning of the circuit and the output of JK flip flop will again be converted to Analog signal by using a Digital to Analog converter. In this way we can design a JK flip flop by using mixed signals.

The working of JK flip flop is same as that of SR flip flop. The difference is this time the JK flip flop has no invalid state when both the inputs are high. The JK flip flop is basically a gated SR flip flop with additional clock input which prevents the invalid state. Two AND gates are connected in the circuit as we can see from the circuit diagram and the third input to each AND gate is connected to outputs of Q and Q bar.

2. Reference circuit




Fig-1: JK flip flop in Mixed signals

3. Reference circuit waveforms




Fig-2: Simulation result of JK flip flop referred from the book verilog HDL Samir palnitkar

References

- [1] Jagdeep Kaur Sahani, Shiwani Singh, Design of Full Adder circuit using Double Gate MOSFET, 2015 Fifth International Conference on Advanced Computing & Communication Technologies, 2015, 57-60.
- [2] Ankita Nagar, Vidhu Parmar, Implementation of Transistor Stacking Technique in Combinational Circuits, IOSR Journal of VLSI and Signal Processing, 4(5), 2014, 01-05.